

## CLAIMS

### What is claimed is:

- 1 1. A networking apparatus comprising:
- 2 a switching fabric including a plurality of ingress/egress points to switch
- 3 routing paths of packets received through mediums coupled to the ingress/egress
- 4 points;
- 5 a first buffering structure, coupled to a first of said ingress/egress point and a
- 6 first one of said mediums, including a first FIFO storage structure to stage undiverted
- 7 ones of a first plurality of egress packets, and first undiverted egress packet drop
- 8 logic coupled to the first FIFO storage structure to selectively effectuate head or tail
- 9 flushes of said first FIFO storage structure; and
- 10 a second buffering structure, coupled to a second of said ingress/egress point
- 11 and a second one of said mediums, including a second FIFO storage structure to
- 12 stage undiverted ones of a second plurality of egress packets, and second
- 13 undiverted egress packet drop logic coupled to the second FIFO storage structure to
- 14 selectively effectuate head or tail flushes of said second FIFO storage structure.
- 1 2. The apparatus of claim 1, wherein said first undiverted egress packet drop
- 2 logic comprises first undiverted egress packet write drop logic, which, in response to
- 3 an overflow condition of said first FIFO storage structure, while operating under a
- 4 first protocol,
- 5 reloads a write pointer associated with the first FIFO storage structure to point
- 6 to a location in the first FIFO storage structure that is of a predetermined offset from
- 7 a SOP location of an egress packet being dropped, and
- 8 writes an EOP at the location being pointed to by the reloaded write pointer,

9 to effectuate a tail flush of said first FIPO storage structure.

1 3. The apparatus of claim 1, wherein said first undiverted egress packet drop  
2 logic comprises first undiverted egress packet write drop logic, which, in response to  
3 an overflow condition of said first FIFO storage structure while operating under a first  
4 protocol,

5 reloads a write pointer associated with the first FIFO storage structure to point  
6 to a location in the first FIFO storage structure that is of a predetermined offset from  
7 a location pointed to by a read pointer associated with the first FIFO storage  
8 structure, and

9 writes an EOP at the location being pointed to by the reloaded write pointer,  
10 to effectuate a tail flush of said first FIPO storage structure.

1 4. The apparatus of claim 3, wherein said first undiverted egress packet write  
2 drop logic further sets a bad egress packet bit to denote for a downstream processor  
3 that an immediately preceding egress packet was aborted, while writing an EOP at  
4 the location being pointed to by the reloaded write pointer.

1 5. The apparatus of claim 1, wherein said first undiverted egress packet drop  
2 logic comprises first undiverted egress packet write drop logic, which, in response to  
3 a drop egress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an egress packet to be dropped is still in the  
5 first FIFO storage structure, and whether the SOP is greater than a read pointer  
6 associated with the first FIFO storage structure by a first predetermined distance,  
7 and

8 if so, reloads a write pointer associated with the first FIFO storage structure  
9 with an address that is of a second predetermined distance from the SOP of the  
10 egress packet to be dropped, and  
11 writes an EOP at the location being pointed to by the reloaded write pointer,  
12 to effectuate a tail flush of said first FIPO storage structure.

1 6. The apparatus of claim 1, wherein said first undiverted egress packet drop  
2 logic comprises first undiverted egress packet write drop logic, which, in response to  
3 a drop egress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an egress packet to be dropped is still in the  
5 first FIFO storage structure, and whether the SOP is less than a read pointer  
6 associated with the first FIFO storage structure by a first predetermined distance,  
7 and  
8 if so, reloads a write pointer associated with the first FIFO storage structure  
9 with an address that is of a second predetermined distance from a location pointed  
10 to by a read pointer associated with the first FIFO storage structure, and  
11 writes an EOP at the location being pointed to by the reloaded write pointer,  
12 to effectuate a tail flush of said first FIPO storage structure.

1 7. The apparatus of claim 1, wherein said first undiverted egress packet drop  
2 logic comprises first undiverted egress packet write drop logic, which, in response to  
3 a drop egress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an egress packet to be dropped is no longer in  
5 the first FIFO storage structure, and  
6 if so, reloads a write pointer associated with the first FIFO storage structure  
7 with an address that is of a first predetermined distance from a location pointed to by  
8 a read pointer associated with the first FIFO storage structure, and

9 writes an EOP at the location being pointed to by the reloaded write pointer,  
10 to effectuate a tail flush of said first FIPO storage structure.

1 8. The apparatus of claim 1, wherein said first undiverted egress packet drop  
2 logic comprises first undiverted egress packet read drop logic, which, in response to  
3 an underflow condition of said first FIFO storage structure, while operating under a  
4 first protocol, multiplexes an EOP into said first plurality of egress packets to denote  
5 to a downstream processor that a current egress packet is bad, to effectuate a head  
6 flush of said first FIPO storage structure.

1 9. The apparatus of claim 1, wherein said first undiverted egress packet drop  
2 logic comprises first undiverted egress packet read drop logic, which, in response to  
3 a drop egress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an egress packet to be dropped is still in the  
5 process of being read out of the first FIFO storage structure, and  
6 if so, invalidating remaining words of the egress packet,  
7 to effectuate a head flush of said first FIPO storage structure.

1 10. The apparatus of claim 1, wherein said first undiverted egress packet drop  
2 logic comprises first undiverted egress packet read drop logic, which, in response to  
3 a drop egress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an egress packet to be dropped has already  
5 been read out of the first FIFO storage structure, and  
6 if so, invalidating an EOP indicator of a current word,  
7 to effectuate a head flush of said first FIPO storage structure.

1 11. The apparatus of claim 1, wherein

2 said first plurality of FIFO storage structures further comprises a third FIFO  
3 storage structure coupled to said first ingress/egress point to stage diverted ones of  
4 said first plurality of egress packets; and

5 said first associated packet diversion and insertion logic further includes a  
6 diverted egress packet write drop logic coupled to the third FIFO storage structure to  
7 effectuate a tail flush of the third FIFO storage structure.

1 12. The apparatus of claim 11, wherein said diverted egress packet write drop  
2 logic effectuates a tail flush of the third FIFO storage structure in substantially the  
3 same manner as said undiverted egress packet write drop logic effectuates a tail  
4 flush of the first FIFO storage structure.

1 13. The apparatus of claim 1, wherein said first buffering structure further  
2 comprises a third FIFO storage structure to stage undiverted ones of a first plurality  
3 of ingress packets, and first undiverted ingress packet drop logic to selectively  
4 effectuate head or tail flushes of said third FIFO storage structure.

1 14. The apparatus of claim 13, wherein said first undiverted ingress packet drop  
2 logic comprises first undiverted ingress packet write drop logic, which, in response to  
3 an overflow condition of said third FIFO storage structure, while operating under a  
4 first protocol,

5 reloads a write pointer associated with the third FIFO storage structure to  
6 point to a location in the third FIFO storage structure that is of a predetermined offset  
7 from a SOP location of an ingress packet being dropped, and

8 writes an EOP at the location being pointed to by the reloaded write pointer,

9 to effectuate a tail flush of said third FIFO storage structure.

1 15. The apparatus of claim 13, wherein said first undiverted ingress packet drop  
2 logic comprises first undiverted ingress packet write drop logic, which, in response to  
3 an overflow condition of said third FIFO storage structure while operating under a  
4 first protocol,

5 reloads a write pointer associated with the third FIFO storage structure to  
6 point to a location in the third FIFO storage structure that is of a predetermined offset  
7 from a location pointed to by a read pointer associated with the third FIFO storage  
8 structure, and

9 writes an EOP at the location being pointed to by the reloaded write pointer,  
10 to effectuate a tail flush of said third FIFO storage structure.

1 16. The apparatus of claim 15, wherein said first undiverted ingress packet write  
2 drop logic further sets a bad ingress packet bit to denote for a system-side interface  
3 that an immediately preceding ingress packet was aborted, while writing an EOP at  
4 the location being pointed to by the reloaded write pointer.

1 17. The apparatus of claim 13, wherein said first undiverted ingress packet drop  
2 logic comprises first undiverted ingress packet write drop logic, which, in response to  
3 a drop ingress packet control signal, while operating under a first protocol,

4 determines whether a SOP of an ingress packet to be dropped is still in the  
5 third FIFO storage structure, and whether the SOP is greater than a read pointer  
6 associated with the third FIFO storage structure by a first predetermined distance,  
7 and

8 if so, reloads a write pointer associated with the third FIFO storage structure  
9 with an address that is of a second predetermined distance from the SOP of the  
10 ingress packet to be dropped, and  
11 writes an EOP at the location being pointed to by the reloaded write pointer,  
12 to effectuate a tail flush of said third FIPO storage structure.

1 18. The apparatus of claim 13, wherein said first undiverted ingress packet drop  
2 logic comprises first undiverted ingress packet write drop logic, which, in response to  
3 a drop ingress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an ingress packet to be dropped is still in the  
5 third FIFO storage structure, and whether the SOP is less than a read pointer  
6 associated with the third FIFO storage structure by a first predetermined distance,  
7 and  
8 if so, reloads a write pointer associated with the third FIFO storage structure  
9 with an address that is of a second predetermined distance from a location pointed  
10 to by a read pointer associated with the third FIFO storage structure, and  
11 writes an EOP at the location being pointed to by the reloaded write pointer,  
12 to effectuate a tail flush of said third FIPO storage structure.

1 19. The apparatus of claim 13, wherein said first undiverted ingress packet drop  
2 logic comprises first undiverted ingress packet write drop logic, which, in response to  
3 a drop ingress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an ingress packet to be dropped is no longer in  
5 the third FIFO storage structure, and  
6 if so, reloads a write pointer associated with the third FIFO storage structure  
7 with an address that is of a first predetermined distance from a location pointed to by  
8 a read pointer associated with the third FIFO storage structure, and

9           writes an EOP at the location being pointed to by the reloaded write pointer,  
10           to effectuate a tail flush of said third FIPO storage structure.

1   20.    The apparatus of claim 13, wherein said first undiverted ingress packet drop  
2   logic comprises first undiverted ingress packet read drop logic, which, in response to  
3   an underflow condition of said third FIFO storage structure, while operating under a  
4   first protocol, multiplexes an EOP into said first plurality of ingress packets to denote  
5   to a system-side interface that a current ingress packet is bad, to effectuate a head  
6   flush of said third FIPO storage structure.

1   21.    The apparatus of claim 13, wherein said first undiverted ingress packet drop  
2   logic comprises first undiverted ingress packet read drop logic, which, in response to  
3   a drop ingress packet control signal, while operating under a first protocol,  
4           determines whether a SOP of an ingress packet to be dropped is still in the  
5   process of being read out of the third FIFO storage structure, and  
6           if so, invalidating remaining words of the ingress packet to be dropped,  
7           to effectuate a head flush of said third FIPO storage structure.

1   22.    The apparatus of claim 13, wherein said first undiverted ingress packet drop  
2   logic comprises first undiverted ingress packet read drop logic, which, in response to  
3   a drop ingress packet control signal, while operating under a first protocol,  
4           determines whether a SOP of an ingress packet to be dropped has already  
5   been read out of the third FIFO storage structure, and  
6           if so, invalidating an EOP indicator of a current word,  
7           to effectuate a head flush of said third FIPO storage structure.



1 23. The apparatus of claim 13, wherein said first buffering structure comprises  
2 a fourth FIFO storage structure coupled to said first medium to stage diverted  
3 ones of said first plurality of ingress packets; and  
4 diverted ingress packet write drop logic coupled to the fourth FIFO storage  
5 structure to effectuate a tail flush of the fourth FIFO storage structure.

1 24. The apparatus of claim 23, wherein said diverted ingress packet write drop  
2 logic effectuates a tail flush of the fourth FIFO storage structure in substantially the  
3 same manner as said undiverted ingress packet write drop logic effectuates a tail  
4 flush of the third FIFO storage structure.

1 25. A networking apparatus comprising:  
2 a switching fabric including a plurality of ingress/egress points to switch  
3 routing paths of packets received through mediums coupled to the ingress/egress  
4 points;  
5 a first buffering structure, coupled to a first of said ingress/egress points and a  
6 first of said mediums, including a first FIFO storage structure to stage undiverted  
7 ones of a first plurality of ingress packets, and first undiverted ingress packet drop  
8 logic coupled to the first FIFO storage structure to selectively effectuate head or tail  
9 flushes of said first FIFO storage structure; and  
10 a second buffering structure, coupled to a second of said ingress/egress  
11 points and a second of said mediums, including a second FIFO storage structure to  
12 stage undiverted ones of a second plurality of ingress packets, and second  
13 undiverted ingress packet drop logic coupled to the second FIFO storage structure  
14 to selectively effectuate head or tail flushes of said second FIFO storage structure.

writes an EOP at the location being pointed to by the reloaded write pointer, to effectuate a tail flush of said first FIPO storage structure.

writes an EOP at the location being pointed to by the reloaded write pointer, to effectuate a tail flush of said first FIPO storage structure.

Express Mail Label No:  
EL910784347US

1 29. The apparatus of claim 25, wherein said first undiverted ingress packet drop  
2 logic comprises first undiverted ingress packet write drop logic, which, in response to  
3 a drop ingress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an ingress packet to be dropped is still in the  
5 first FIFO storage structure, and whether the SOP is greater than a read pointer  
6 associated with the first FIFO storage structure by a first predetermined distance,  
7 and  
8 if so, reloads a write pointer associated with the first FIFO storage structure  
9 with an address that is of a second predetermined distance from the SOP of the  
10 ingress packet to be dropped, and  
11 writes an EOP at the location being pointed to by the reloaded write pointer,  
12 to effectuate a tail flush of said first FIPO storage structure.

1 30. The apparatus of claim 25, wherein said first undiverted ingress packet drop  
2 logic comprises first undiverted ingress packet write drop logic, which, in response to  
3 a drop ingress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an ingress packet to be dropped is still in the  
5 first FIFO storage structure, and whether the SOP is less than a read pointer  
6 associated with the first FIFO storage structure by a first predetermined distance,  
7 and  
8 if so, reloads a write pointer associated with the first FIFO storage structure  
9 with an address that is of a second predetermined distance from a location pointed  
10 to by a read pointer associated with the first FIFO storage structure, and  
11 writes an EOP at the location being pointed to by the reloaded write pointer,  
12 to effectuate a tail flush of said first FIPO storage structure.

1 31. The apparatus of claim 25, wherein said first undiverted ingress packet drop  
2 logic comprises first undiverted ingress packet write drop logic, which, in response to  
3 a drop ingress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an ingress packet to be dropped is no longer in  
5 the first FIFO storage structure, and  
6 if so, reloads a write pointer associated with the first FIFO storage structure  
7 with an address that is of a first predetermined distance from a location pointed to by  
8 a read pointer associated with the first FIFO storage structure, and  
9 writes an EOP at the location being pointed to by the reloaded write pointer,  
10 to effectuate a tail flush of said first FIPO storage structure.

1 32. The apparatus of claim 25, wherein said first undiverted ingress packet drop  
2 logic comprises first undiverted ingress packet read drop logic, which, in response to  
3 an underflow condition of said first FIFO storage structure, while operating under a  
4 first protocol, multiplexes an EOP into said first plurality of ingress packets to denote  
5 to a system-side interface that a current ingress packet is bad, to effectuate a head  
6 flush of said first FIPO storage structure.

1 33. The apparatus of claim 25, wherein said first undiverted ingress packet drop  
2 logic comprises first undiverted ingress packet read drop logic, which, in response to  
3 a drop ingress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an ingress packet to be dropped is still in the  
5 process of being read out of the first FIFO storage structure, and  
6 if so, invalidating remaining words of the ingress packet to be dropped,  
7 to effectuate a head flush of said first FIPO storage structure.

1 34. The apparatus of claim 25, wherein said first undiverted ingress packet drop  
2 logic comprises first undiverted ingress packet read drop logic, which, in response to  
3 a drop ingress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an ingress packet to be dropped has already  
5 been read out of the first FIFO storage structure, and  
6 if so, invalidating an EOP indicator of a current word,  
7 to effectuate a head flush of said first FIPO storage structure.

1 35. The apparatus of claim 25, wherein said first buffering structure further  
2 comprises  
3 a third FIFO storage structure coupled to said first medium to stage diverted  
4 ones of said first plurality of ingress packets; and  
5 diverted ingress packet write drop logic coupled to the third FIFO storage  
6 structure to effectuate a tail flush of the third FIFO storage structure.

1 36. The apparatus of claim 35, wherein said diverted ingress packet write drop  
2 logic effectuates a tail flush of the third FIFO storage structure in substantially the  
3 same manner as said undiverted ingress packet write drop logic effectuates a tail  
4 flush of the first FIFO storage structure.

1 37. A networking apparatus comprising:  
2 a switching fabric including a plurality of ingress/egress points to switch  
3 packets received through mediums coupled to the ingress/egress points; and  
4 a buffering structure including  
5 a first FIFO storage structure, coupled to a first of said ingress/egress  
6 points and a first of said mediums, to stage undiverted ones of a first  
7 plurality of ingress packets, and undiverted ingress packet drop logic to

8 selectively effectuate head or tail flushes of said first FIFO storage  
9 structure, and  
10 a second FIFO storage structure, coupled to said first ingress/egress point  
11 and said first of said mediums, to stage undiverted ones of a first  
12 plurality of egress packets, and undiverted egress packet drop logic to  
13 selectively effectuate head or tail flushes of said second FIFO storage  
14 structure.

1 38. The apparatus of claim 37, wherein said undiverted ingress packet drop logic  
2 comprises undiverted ingress packet write drop logic, which, in response to an  
3 overflow condition of said first FIFO storage structure, while operating under a first  
4 protocol,

5 reloads a write pointer associated with the first FIFO storage structure to point  
6 to a location in the first FIFO storage structure that is of a predetermined offset from  
7 a SOP location of an ingress packet being dropped, and  
8 writes an EOP at the location being pointed to by the reloaded write pointer,  
9 to effectuate a tail flush of said first FIFO storage structure.

1 39. The apparatus of claim 37, wherein said undiverted ingress packet drop logic  
2 comprises undiverted ingress packet write drop logic, which, in response to an  
3 overflow condition of said first FIFO storage structure while operating under a first  
4 protocol,

5 reloads a write pointer associated with the first FIFO storage structure to point  
6 to a location in the first FIFO storage structure that is of a predetermined offset from  
7 a location pointed to by a read pointer associated with the first FIFO storage  
8 structure, and  
9 writes an EOP at the location being pointed to by the reloaded write pointer,

10 to effectuate a tail flush of said first FIPO storage structure.

1 40. The apparatus of claim 39, wherein said undiverted ingress packet write drop  
2 logic further sets a bad ingress packet bit to denote for a system-side interface that  
3 an immediately preceding ingress packet was aborted, while writing an EOP at the  
4 location being pointed to by the reloaded write pointer.

1 41. The apparatus of claim 37, wherein said undiverted ingress packet drop logic  
2 comprises undiverted ingress packet write drop logic, which, in response to a drop  
3 ingress packet control signal, while operating under a first protocol,

4 determines whether a SOP of an ingress packet to be dropped is still in the  
5 first FIFO storage structure, and whether the SOP is greater than a read pointer  
6 associated with the first FIFO storage structure by a first predetermined distance,  
7 and

8 if so, reloads a write pointer associated with the first FIFO storage structure  
9 with an address that is of a second predetermined distance from the SOP of the  
10 ingress packet to be dropped, and

11 writes an EOP at the location being pointed to by the reloaded write pointer,  
12 to effectuate a tail flush of said first FIPO storage structure.

1 42. The apparatus of claim 37, wherein said undiverted ingress packet drop logic  
2 comprises undiverted ingress packet write drop logic, which, in response to a drop  
3 ingress packet control signal, while operating under a first protocol,

4 determines whether a SOP of an ingress packet to be dropped is still in the  
5 first FIFO storage structure, and whether the SOP is less than a read pointer  
6 associated with the first FIFO storage structure by a first predetermined distance,  
7 and

8 if so, reloads a write pointer associated with the first FIFO storage structure  
9 with an address that is of a second predetermined distance from a location pointed  
10 to by a read pointer associated with the first FIFO storage structure, and  
11 writes an EOP at the location being pointed to by the reloaded write pointer,  
12 to effectuate a tail flush of said first FIPO storage structure.

1 43. The apparatus of claim 37, wherein said undiverted ingress packet drop logic  
2 comprises undiverted ingress packet write drop logic, which, in response to a drop  
3 ingress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an ingress packet to be dropped is no longer in  
5 the first FIFO storage structure, and  
6 if so, reloads a write pointer associated with the first FIFO storage structure  
7 with an address that is of a first predetermined distance from a location pointed to by  
8 a read pointer associated with the first FIFO storage structure, and  
9 writes an EOP at the location being pointed to by the reloaded write pointer,  
10 to effectuate a tail flush of said first FIPO storage structure.

1 44. The apparatus of claim 37, wherein said undiverted ingress packet drop logic  
2 comprises undiverted ingress packet read drop logic, which, in response to an  
3 underflow condition of said first FIFO storage structure, while operating under a first  
4 protocol, multiplexes an EOP into said first plurality of ingress packets to denote to a  
5 system-side interface that a current ingress packet is bad, to effectuate a head flush  
6 of said first FIPO storage structure.

1 45. The apparatus of claim 37, wherein said undiverted ingress packet drop logic  
2 comprises undiverted ingress packet read drop logic, which, in response to a drop  
3 ingress packet control signal, while operating under a first protocol,



4 determines whether a SOP of an ingress packet to be dropped is still in the  
5 process of being read out of the first FIFO storage structure, and  
6 if so, invalidating remaining words of the ingress packet to be dropped,  
7 to effectuate a head flush of said first FIFO storage structure.

1 46. The apparatus of claim 37, wherein said undiverted ingress packet drop logic  
2 comprises undiverted ingress packet read drop logic, which, in response to a drop  
3 ingress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an ingress packet to be dropped has already  
5 been read out of the first FIFO storage structure, and  
6 if so, invalidating an EOP indicator of a current word,  
7 to effectuate a head flush of said first FIFO storage structure.

1 47. The apparatus of claim 37, wherein said buffering structure further comprises  
2 a third FIFO storage structure coupled to said first medium to stage diverted  
3 ones of said plurality of ingress packets; and  
4 diverted ingress packet write drop logic coupled to the third FIFO storage  
5 structure to effectuate a tail flush of the third FIFO storage structure.

1 48. The apparatus of claim 47, wherein said diverted ingress packet write drop  
2 logic effectuates a tail flush of the third FIFO storage structure in substantially the  
3 same manner as said undiverted ingress packet write drop logic effectuates a tail  
4 flush of the first FIFO storage structure.

1 49. The apparatus of claim 37, wherein said undiverted egress packet drop logic  
2 comprises undiverted egress packet write drop logic, which, in response to an

3 overflow condition of said second FIFO storage structure, while operating under a  
4 first protocol,

5 reloads a write pointer associated with the second FIFO storage structure to  
6 point to a location in the second FIFO storage structure that is of a predetermined  
7 offset from a SOP location of an egress packet being dropped, and

8 writes an EOP at the location being pointed to by the reloaded write pointer,  
9 to effectuate a tail flush of said second FIFO storage structure.

1 50. The apparatus of claim 37, wherein said undiverted egress packet drop logic  
2 comprises undiverted egress packet write drop logic, which, in response to an  
3 overflow condition of said second FIFO storage structure while operating under a  
4 first protocol,

5 reloads a write pointer associated with the second FIFO storage structure to  
6 point to a location in the second FIFO storage structure that is of a predetermined  
7 offset from a location pointed to by a read pointer associated with the second FIFO  
8 storage structure, and

9 writes an EOP at the location being pointed to by the reloaded write pointer,  
10 to effectuate a tail flush of said second FIFO storage structure.

1 51. The apparatus of claim 50, wherein said undiverted egress packet write drop  
2 logic further sets a bad egress packet bit to denote for a downstream processor that  
3 an immediately preceding egress packet was aborted, while writing an EOP at the  
4 location being pointed to by the reloaded write pointer.

1 52. The apparatus of claim 37, wherein said undiverted egress packet drop logic  
2 comprises undiverted egress packet write drop logic, which, in response to a drop  
3 egress packet control signal, while operating under a first protocol,

4 determines whether a SOP of an egress packet to be dropped is still in the  
5 second FIFO storage structure, and whether the SOP is greater than a read pointer  
6 associated with the second FIFO storage structure by a first predetermined distance,  
7 and

8 if so, reloads a write pointer associated with the second FIFO storage  
9 structure with an address that is of a second predetermined distance from the SOP  
10 of the egress packet to be dropped, and

11 writes an EOP at the location being pointed to by the reloaded write pointer,  
12 to effectuate a tail flush of said second FIFO storage structure.

1 53. The apparatus of claim 37, wherein said undiverted egress packet drop logic  
2 comprises undiverted egress packet write drop logic, which, in response to a drop  
3 egress packet control signal, while operating under a first protocol,

4 determines whether a SOP of an egress packet to be dropped is still in the  
5 second FIFO storage structure, and whether the SOP is less than a read pointer  
6 associated with the second FIFO storage structure by a first predetermined distance,  
7 and

8 if so, reloads a write pointer associated with the second FIFO storage  
9 structure with an address that is of a second predetermined distance from a location  
10 pointed to by a read pointer associated with the second FIFO storage structure, and  
11 writes an EOP at the location being pointed to by the reloaded write pointer,  
12 to effectuate a tail flush of said second FIFO storage structure.

1 54. The apparatus of claim 37, wherein said undiverted egress packet drop logic  
2 comprises undiverted egress packet write drop logic, which, in response to a drop  
3 egress packet control signal, while operating under a first protocol,

4 determines whether a SOP of an egress packet to be dropped is no longer in  
5 the second FIFO storage structure, and  
6 if so, reloads a write pointer associated with the second FIFO storage  
7 structure with an address that is of a first predetermined distance from a location  
8 pointed to by a read pointer associated with the second FIFO storage structure, and  
9 writes an EOP at the location being pointed to by the reloaded write pointer,  
10 to effectuate a tail flush of said second FIFO storage structure.

1 55. The apparatus of claim 37, wherein said undiverted egress packet drop logic  
2 comprises undiverted egress packet read drop logic, which, in response to an  
3 underflow condition of said second FIFO storage structure, while operating under a  
4 first protocol, multiplexes an EOP into said plurality of egress packets to denote to a  
5 downstream processor that a current egress packet is bad, to effectuate a head  
6 flush of said second FIFO storage structure.

1 56. The apparatus of claim 37, wherein said undiverted egress packet drop logic  
2 comprises undiverted egress packet read drop logic, which, in response to a drop  
3 egress packet control signal, while operating under a first protocol,  
4 determines whether a SOP of an egress packet to be dropped is still in the  
5 process of being read out of the second FIFO storage structure, and  
6 if so, invalidating remaining words of the egress packet,  
7 to effectuate a head flush of said second FIFO storage structure.

1 57. The apparatus of claim 37, wherein said undiverted egress packet drop logic  
2 comprises undiverted egress packet read drop logic, which, in response to a drop  
3 egress packet control signal, while operating under a first protocol,

4 determines whether a SOP of an egress packet to be dropped has already  
5 been read out of the second FIFO storage structure, and  
6 if so, invalidating an EOP indicator of a current word,  
7 to effectuate a head flush of said second FIPO storage structure.

1 58. The apparatus of claim 37, wherein said buffering structure further comprises  
2 a third FIFO storage structure coupled to said first ingress/egress point to  
3 stage diverted ones of said plurality of egress packets; and  
4 diverted egress packet write drop logic coupled to the third FIFO storage  
5 structure to effectuate a tail flush of the third FIFO storage structure.

1 59. The apparatus of claim 58, wherein said diverted egress packet write drop  
2 logic effectuates a tail flush of the third FIFO storage structure in substantially the  
3 same manner as said undiverted egress packet write drop logic effectuates a tail  
4 flush of the second FIFO storage structure.

1 60. An optical networking module comprising:  
2 an optical component to send and receive optical signals encoded with data  
3 transmitted through a coupled optical medium;  
4 an optical-electrical component coupled to the optical component to encode  
5 digital data onto optical signals and to decode encoded digital data on optical signals  
6 back into their digital forms;  
7 a data link/physical layer processing unit, coupled to the optical-electrical  
8 component and to a packet source/sink, including a buffering structure having at  
9 least a first FIFO storage structure to stage a selected one of undiverted ones of a  
10 plurality of ingress packets and undviertered ones of a plurality of egress packets, and

11 first associated packet drop logic coupled to the first FIFO storage structure to  
12 selectively effectuate head or tail flush of the first FIFO storage structure; and  
13 a body encasing said optical component, said optical-electrical component,  
14 and said data link/physical processing unit as a single module.

1 61. The optical networking module of claim 60, wherein said first associated  
2 packet drop logic comprises write drop logic coupled to an input end of the first FIFO  
3 storage structure and equipped to perform a tail flush of the first FIFO storage  
4 structure under a first plurality of conditions, and read drop logic coupled to an  
5 output end of the first FIFO storage structure and equipped to perform a head flush  
6 of the first FIFO storage structure under a first plurality of conditions.

1 62. The optical networking module of claim 60, wherein said first FIFO storage  
2 structure stages undiverted ones of a plurality of ingress packets, and said buffering  
3 stage further comprises at least a second FIFO structure to stage undiverted ones of  
4 a plurality of egress packets, and second associated packet drop logic coupled to  
5 the second FIFO storage structure to selectively effectuate head or tail flush of the  
6 second FIFO storage structure.

1 63. The optical networking module of claim 60, wherein said first FIFO storage  
2 structure stages undiverted ones of a plurality of egress packets, and said buffering  
3 stage further comprises at least a second FIFO structure to stage diverted ones of  
4 the plurality of egress packets, and second associated packet drop logic coupled to  
5 the second FIFO storage structure to effectuate tail flushes of the second FIFO  
6 storage structure.

64. The optical networking module of claim 60, wherein said first FIFO storage structure stages undiverted ones of a plurality of egress packets, and said buffering stage further comprises at least a second FIFO structure to stage insertion ones of the plurality of egress packets, and second associated packet drop logic coupled to the second FIFO storage structure to effectuate head flushes of the second FIFO storage structure.

65. The optical networking module of claim 60, wherein said first FIFO storage structure stages undiverted ones of a plurality of ingress packets, and said buffering stage further comprises at least a second FIFO structure to stage diverted ones of the plurality of ingress packets, and second associated packet drop logic coupled to the second FIFO storage structure to effectuate tail flushes of the second FIFO storage structure.

66. The optical networking module of claim 60, wherein said first FIFO storage structure stages undiverted ones of a plurality of ingress packets, and said buffering stage further comprises at least a second FIFO structure to stage insertion ones of the plurality of ingress packets, and second associated packet drop logic coupled to the second FIFO storage structure to effectuate head flushes of the second FIFO storage structure.

67. The optical network module of claim 60, wherein said optical and optical-electrical components, said data link/physical layer processing unit are all designed to support data rates of at least 10GB/s.

1 68. The optical network module of claim 60, wherein said data link/physical layer  
2 processing unit is a multi-protocol processor that supports a plurality of datacom and  
3 telecom protocols.

1 69. A multi-protocol processor comprising:  
2 a plurality of I/O interfaces to facilitate selective optical-electrical trafficking of  
3 data transmitted in accordance with a selected one of a plurality of datacom and  
4 telecom protocols;

5 a plurality of data link and physical sub-layer processing units selectively  
6 coupled to each other and to the I/O interfaces to be selectively employed in  
7 combination to perform selected data link and physical sub-layer processing on  
8 egress as well as ingress ones of said data, in accordance with said selected one of  
9 said plurality of protocols; and

10 a buffering structure coupled to at least a system-side one of said I/O  
11 interfaces and a media processing one of said data link and physical sub-layer  
12 processing units, including at least a first FIFO storage structure to stage a selected  
13 one of undiverted ones of a plurality of ingress packets and undiverted ones of a  
14 plurality of egress packets, and first associated packet drop logic coupled to the first  
15 FIFO storage structure to selectively effectuate head or tail flush of the first FIFO  
16 storage structure.

1 70. The multi-protocol processor of claim 69, wherein said first associated packet  
2 drop logic comprises write drop logic coupled to an input end of the first FIFO  
3 storage structure and equipped to perform a tail flush of the first FIFO storage  
4 structure under a first plurality of conditions, and read drop logic coupled to an  
5 output end of the first FIFO storage structure and equipped to perform a head flush  
6 of the first FIFO storage structure under a first plurality of conditions.



1 71. The multi-protocol processor of claim 69, wherein said first FIFO storage  
2 structure stages undiverted ones of a plurality of ingress packets, and said buffering  
3 stage further comprises at least a second FIFO structure to stage undiverted ones of  
4 a plurality of egress packets, and second associated packet drop logic coupled to  
5 the second FIFO storage structure to selectively effectuate head or tail flush of the  
6 second FIFO storage structure.

1 72. The multi-protocol processor of claim 69, wherein said first FIFO storage  
2 structure stages undiverted ones of a plurality of egress packets, and said buffering  
3 stage further comprises at least a second FIFO structure to stage diverted ones of  
4 the plurality of egress packets, and second associated packet drop logic coupled to  
5 the second FIFO storage structure to effectuate tail flushes of the second FIFO  
6 storage structure.

1 73. The multi-protocol processor of claim 69, wherein said first FIFO storage  
2 structure stages undiverted ones of a plurality of egress packets, and said buffering  
3 stage further comprises at least a second FIFO structure to stage insertion ones of  
4 the plurality of egress packets, and second associated packet drop logic coupled to  
5 the second FIFO storage structure to effectuate head flushes of the second FIFO  
6 storage structure.

1 74. The multi-protocol processor of claim 69, wherein said first FIFO storage  
2 structure stages undiverted ones of a plurality of ingress packets, and said buffering  
3 stage further comprises at least a second FIFO structure to stage diverted ones of  
4 the plurality of ingress packets, and second associated packet drop logic coupled to

5 the second FIFO storage structure to effectuate tail flushes of the second FIFO  
6 storage structure.

1 75. The multi-protocol processor of claim 69, wherein said first FIFO storage  
2 structure stages undiverted ones of a plurality of ingress packets, and said buffering  
3 stage further comprises at least a second FIFO structure to stage insertion ones of  
4 the plurality of ingress packets, and second associated packet drop logic coupled to  
5 the second FIFO storage structure to effectuate head flushes of the second FIFO  
6 storage structure.

1 76. A buffering structure comprising:  
2 a first FIFO storage structure coupled to a system-side interface at an input  
3 end and to a network interface at an output end to stage undiverted ones of egress  
4 packets;  
5 a second FIFO storage structure coupled to the system-side interface to  
6 stage diverted ones of egress packets;  
7 a third FIFO storage structure to the network interface to stage insertion ones  
8 of egress packets;  
9 first write packet drop logic coupled to the first FIFO storage structure to  
10 perform tail flushes of the first FIFO storage structure;  
11 second write packet drop logic coupled to the second FIFO storage structure  
12 to perform tail flushes of the second FIFO storage structure; and  
13 first read packet drop logic coupled to the first FIFO storage structure to  
14 perform head flushes of the first FIFO storage structure.

1 77. The buffering structure of claim 76, wherein said buffering structure further  
2 comprises

3 a fourth FIFO storage structure coupled to the network interface at one end  
4 and to the system-side interface at another end to stage undiverted ones of ingress  
5 packets;

6 a fifth FIFO storage structure coupled to the network interface to stage  
7 diverted ones of ingress packets;

8 third write packet drop logic coupled to the fourth FIFO storage structure to  
9 perform tail flushes of the fourth FIFO storage structure; and

10 fourth write packet drop logic coupled to the fifth FIFO storage structure to  
11 perform tail flushes of the fifth FIFO storage structure.

1 78. The buffering structure of claim 76, wherein said buffering structure further  
2 comprises

3 a fourth FIFO storage structure coupled to the network interface at one end  
4 and to the system-side interface at another end to stage undiverted ones of ingress  
5 packets;

6 third write packet drop logic coupled to the fourth FIFO storage structure to  
7 perform tail flushes of the fourth FIFO storage structure; and

8 second read packet drop logic coupled to the fourth FIFO storage structure to  
9 perform head flushes of the fourth FIFO storage structure.

1 79. A buffering structure comprising:

2 a first FIFO storage structure coupled to a network interface at an input end  
3 and to a system-side interface at an output end to stage undiverted ones of ingress  
4 packets;

5 a second FIFO storage structure coupled to the network interface to stage  
6 diverted ones of ingress packets;

[illegible]